# ne<mark>x</mark>peria

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

### INTEGRATED CIRCUITS



Product specification

1998 Sep 03

IC24 Data Handbook



### 74ALVCH16646

#### FEATURES

- Complies with JEDEC standard no. 8-1A
- CMOS low power consumption
- MULTIBYTE<sup>TM</sup> flow-through pin-out architecture
- Low inductance, multiple V<sub>CC</sub> and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- Current drive ± 24 mA at 3.0 V
- Output drive capability 50Ω transmission lines @ 85°C
- All inputs have bushold circuitry

#### DESCRIPTION

The 74ALVCH16646 consists of 16 non-inverting bus transceiver circuits with 3-State outputs, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the internal registers. Data on the 'A' or 'B' bus will be clocked in the internal registers, as the appropriate clock (CPAB or CPBA) goes to a HIGH logic level. Output enable (OE) and direction (DIR) inputs are provided to control the transceiver function. In the transceiver mode, data present at the high-impedance port may be stored in either the 'A' or 'B' register, or in both. The select source inputs ( $S_{AB}$  and  $S_{BA}$ ) can multiplex stored and real-time (transparent mode) data. The direction (DIR) input determines which bus will receive data when  $\overline{OE}$  is active (LOW). In the isolation mode ( $\overline{OE}$  = HIGH), 'A' data may be stored in the 'B' register and/or 'B' data may be stored in the 'A' register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, 'A' or 'B' may be driven at a time.

To ensure the high impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the

minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

#### **PIN CONFIGURATION**

1DIR 1		-
1CP <sub>AB</sub> 2	55 1CF	
1S <sub>AB</sub>	54 1S <sub>E</sub>	
GND 4	53 GN	
1A0 5	52 1BC	
1A1 6	51 1B1	
V <sub>CC</sub> Z	50 V <sub>CC</sub>	
1A2 8	49 1B2	
1A3 9	48 1B3	
1A4 10	47 1B4	
GND 11	46 GN	
1A5 12	45 1B5	
1A6 13	44 1B6	
1A7 14	43 1B7	
2A0 15	42 2B0	
2A1 16	41 2B1	
2A2 17	40 2B2	
GND 18	39 GN	C
2A3 19	38 2B3	
2A4 20	37 2B4	
2A5 21	36 2B5	
V <sub>CC</sub> 22	35 V <sub>CC</sub>	:
2A6 23	34 2B6	
2A7 24	33 2B7	
GND 25	32 GN	C
2S <sub>AB</sub> 26	31 2S <sub>E</sub>	A
2CP <sub>AB</sub>	30 2CF	ва
2DIR 28	29 201	Ē
	01/00	
	SY000	)11

#### QUICK REFERENCE DATA

GND = 0V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5$ ns

SYMBOL	PARAMETER	CONDI	TYPICAL	UNIT	
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nAx to nBx	$V_{CC} = 2.5V, C_L = 30pF$ $V_{CC} = 3.3V, C_L = 50pF$		2.6 2.7	ns
Cl	Input capacitance			3.0	pF
	Dower dissinction consolitance per channel	$V_1 = GND$ to $V_{CC}^1$	Outputs enabled	36	рE
C <sub>PD</sub>	Power dissipation capacitance per channel	$v_{l} = GND to v_{CC}$ .	Outputs disabled	4	pF
F <sub>max</sub>	Maximum clock frequency	$V_{CC} = 2.5V, C_L = 30pF$ $V_{CC} = 3.3V, C_L = 50pF$		300 320	MHz

NOTES:

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

 $\begin{array}{l} \mathsf{P}_{D} = \mathsf{C}_{\mathsf{PD}} \times \mathsf{V}_{\mathsf{CC}}^2 \times f_i + \Sigma \left(\mathsf{C}_L \times \mathsf{V}_{\mathsf{CC}}^2 \times f_o\right) \text{ where:} \\ \mathsf{f}_i = \mathsf{input} \text{ frequency in MHz; } \mathsf{C}_L = \mathsf{output} \text{ load capacity in pF;} \\ \mathsf{f}_o = \mathsf{output} \text{ frequency in MHz; } \mathsf{V}_{\mathsf{CC}} = \mathsf{supply voltage in V;} \end{array}$ 

 $\Sigma$  (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of outputs.

#### ORDERING INFORMATION


PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic TSSOP Type II	–40°C to +85°C	74ALVCH16646 DGG	ACH16646 DGG	SOT364-1

### 74ALVCH16646


#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1, 28	nDIR	Direction control input
2, 27	nCP <sub>AB</sub>	Clock input A-to-B
3, 26	nS <sub>AB</sub>	Select input A-to-B
5, 6, 8, 9, 10, 12, 13, 14	1A0 to 1A7	Data inputs/outputs
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V <sub>CC</sub>	Positive supply voltage
15, 16, 17, 19, 20, 21, 23, 24	2A0 to 2A7	Data inputs/outputs
29, 56	nOE	Output enable
30, 55	nCP <sub>BA</sub>	Clock input B-to-A
31, 54	nS <sub>BA</sub>	Select input B-to-A
42, 41, 40, 38, 37, 36, 34, 33	2B0 to 2B7	Data inputs/outputs
52, 51, 49, 48, 47, 45, 44, 43	1B0 to 1B7	Data inputs/outputs


#### LOGIC SYMBOL



#### **BUSHOLD CIRCUIT**




#### LOGIC SYMBOL (IEEE/IEC)



### 74ALVCH16646

LOGIC DIAGRAM (one section)



#### **FUNCTION TABLE**

		INP	PUTS	_		DATA I/O *		FUNCTION
nOE	nDIR	nCP <sub>AB</sub>	nCP <sub>BA</sub>	nS <sub>AB</sub>	nS <sub>BA</sub>	nAx	nBx	
X X	X X	↑ X	X ↑	X X	X X	input un*	un* input	store A, B unspecified* store B, A unspecified*
H H	X X	↑ H or L	↑ H or L	X X	X X	input	input	store A and B data, isolation hold storage
L L	L L	X X	X H or L	X X	L H	output	input	real-time B data to A bus stored B data to A bus
L L	H H	X H or L	X X	L H	X X	input	output	real-time A data to B bus stored A data to B bus

The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled, i.e., data at the bus inputs will be stored on every LOW-to-HIGH transition on the clock inputs.

= unspecified un

= HIGH voltage level = LOW voltage level Н

L

X ↑ = don't care

= LOW-to-HIGH level transition

### 74ALVCH16646

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	LIM	UNIT	
STMBOL	FARAINETER	FARAMETER CONDITIONS		MAX	
N	DC supply voltage 2.5V range (for max. speed performance @ 30 pF output load)		2.3	2.7	v
V <sub>CC</sub>	DC supply voltage 3.3V range (for max. speed performance @ 50 pF output load)		3.0	3.6	V
VI	DC Input voltage range		0	V <sub>CC</sub>	V
Vo	DC output voltage range		0	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating free-air temperature range		-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC} = 2.3 \text{ to } 3.0 \text{V}$ $V_{CC} = 3.0 \text{ to } 3.6 \text{V}$	0 0	20 10	ns/V

#### **ABSOLUTE MAXIMUM RATINGS**

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
I <sub>IK</sub>	DC input diode current	V <sub>1</sub> <0	-50	mA
		For control pins <sup>1</sup>	-0.5 to +4.6	
VI	DC input voltage	For data inputs <sup>1</sup>	–0.5 to V <sub>CC</sub> +0.5	V
I <sub>OK</sub>	DC output diode current	$V_{O} > V_{CC} \text{ or } V_{O} < 0$	±50	mA
V <sub>O</sub>	DC output voltage	Note 1	–0.5 to V <sub>CC</sub> +0.5	V
Ι <sub>Ο</sub>	DC output source or sink current	$V_{O} = 0$ to $V_{CC}$	±50	mA
I <sub>GND</sub> , I <sub>CC</sub>	DC V <sub>CC</sub> or GND current		±100	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
P <sub>TOT</sub>	Power dissipation per package –plastic thin-medium-shrink (TSSOP)	For temperature range: -40 to +125 °C above +55°C derate linearly with 11.3 mW/K above +55°C derate linearly with 8 mW/K	850 600	mW

NOTE:

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 74ALVCH16646

#### **DC ELECTRICAL CHARACTERISTICS**

Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V).

				LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS	Temp = -40°C to +85°C					
		MIN	TYP <sup>1</sup>	MAX	1			
		V <sub>CC</sub> = 2.3 to 2.7V	1.7	1.2				
VIH	HIGH level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V	2.0	1.5		1 ~		
M		V <sub>CC</sub> = 2.3 to 2.7V		1.2	0.7	v		
VIL	LOW level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V		1.5	0.8	1 <sup>×</sup>		
		$V_{CC}$ = 2.3 to 3.6V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = -100 $\mu$ A	V <sub>CC</sub> -0.2	V <sub>CC</sub>				
		$V_{CC}$ = 2.3V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = -6mA	V <sub>CC</sub> -0.3	$V_{CC} - 0.08$				
V		$V_{CC}$ = 2.3V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = -12mA	$V_{CC}-0.6$	$V_{CC}_{-}0.26$		] ,		
V <sub>OH</sub>	HIGH level output voltage	$V_{CC}$ = 2.7V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = -12mA	$V_{CC}-0.5$	$V_{CC}_{-}0.14$		] `		
		$V_{CC}$ = 3.0V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = -12mA	$V_{CC}-0.6$	$V_{CC} - 0.09$		]		
		$V_{CC}$ = 3.0V; $V_{I}$ = $V_{IH}$ or $V_{IL;}$ $I_{O}$ = $-24mA$	V <sub>CC</sub> -1.0	$V_{CC}_{-}0.28$				
	$V_{CC}$ = 2.3 to 3.6V; $~V_{I}$ = $V_{IH}$ or $V_{IL};~I_{O}$ = 100 $\mu A$		GND	0.20	V			
		$V_{CC}$ = 2.3V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 6mA		0.07	0.40	V		
V <sub>OL</sub>	LOW level output voltage	$V_{CC}$ = 2.3V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 12mA	V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 12mA 0.1		0.70			
		$V_{CC}$ = 2.7V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 12mA		0.14	0.40	0 V		
		$V_{CC}$ = 3.0V; $V_{I}$ = $V_{IH}$ or $V_{IL;}$ $I_{O}$ = 24mA		0.27	0.55			
I <sub>I</sub>	Input leakage current	$V_{CC} = 2.3 \text{ to } 3.6 \text{V};$ $V_{I} = V_{CC} \text{ or GND}$		0.1	5	μA		
I <sub>OZ</sub>	3-State output OFF-state current	$ \begin{array}{l} V_{CC} = 2.7 \text{ to } 3.6 \text{V};  \text{V}_{\text{I}} = \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IL}}; \\ \text{V}_{\text{O}} = \text{V}_{CC} \text{ or } \text{GND} \end{array} $		0.1	10	μA		
I <sub>CC</sub>	Quiescent supply current	$V_{CC}$ = 2.3 to 3.6V; $V_{I}$ = $V_{CC}$ or GND; $I_{O}$ = 0		0.2	40	μA		
$\Delta I_{CC}$	Additional quiescent supply current	$V_{CC}$ = 2.3V to 3.6V; $V_{I}$ = $V_{CC}$ – 0.6V; $I_{O}$ = 0		150	750	μA		
1	Bus hold LOW sustaining current	$V_{CC} = 2.3V; V_I = 0.7V^2$	45	-		/		
BHL		$V_{CC} = 3.0V; V_1 = 0.8V^2$	75	150		μA		
	Bus hold HIGH sustaining current	$V_{CC} = 2.3V; V_1 = 1.7V^2$	-45			μA		
ВНН		$V_{CC} = 3.0V; V_1 = 2.0V^2$	-75	-175		μ		
I <sub>BHLO</sub>	Bus hold LOW overdrive current	$V_{CC} = 3.6 V^2$	500			μA		
I <sub>BHHO</sub>	Bus hold HIGH overdrive current	$V_{\rm CC} = 3.6 V^2$	-500			μA		

NOTES:

1. All typical values are at  $T_{amb} = 25^{\circ}C$ . 2. Valid for data inputs of bus hold parts.

### 74ALVCH16646

#### AC CHARACTERISTICS FOR $V_{CC}$ = 2.3V TO 2.7V RANGE

 $GND = 0V; \ t_r = t_f \leq 2.0ns; \ C_L = 30pF$ 

				LIMITS				
SYMBOL	PARAMETER	WAVEFORM	V	$V_{CC}$ = 2.5V $\pm$ 0.2V				
			MIN	TYP	MAX	1		
	Propagation delay nAx to nBx, nBx to nAx	1	1.0	2.7	4.8			
t <sub>PLH</sub> /t <sub>PHL</sub>	Propagation delay nCP <sub>AB</sub> to nBx, nCP <sub>BA</sub> to nAx	3	1.0	3.4	5.6	ns		
	Propagation delay nS <sub>AB</sub> to nBx, nS <sub>BA</sub> to nAx	2	1.0	3.4	6.8	]		
t <sub>PZH</sub> /t <sub>PZL</sub>	3-State output enable time nOE to nAx, nBx	4	1.0	3.3	6.5	ns		
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-State output disable time nOE to nAx, nBx	4	1.6	2.8	5.7	ns		
t <sub>PZH</sub> /t <sub>PZL</sub>	3-State output enable time nDIR to nAx, nBx	5	1.0	3.4	7.8	ns		
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-State output disable time nDIR to nAx, nBx	5	1.5	3.0	6.5	ns		
t <sub>W</sub>	Pulse width HIGH or LOW nCP <sub>AB</sub> , nCP <sub>BA</sub>	3	3.3	1.2		ns		
t <sub>SU</sub>	Set up time nAx to nCP <sub>AB</sub> , nBx to nCP <sub>BA</sub>	3	1.6	0.2		ns		
t <sub>h</sub>	Hold time nAx to nCP <sub>AB</sub> , nBx to nCP <sub>BA</sub>	3	0.6	0.1		ns		
F <sub>max</sub>	Maximum clock pulse frequency	3	150	300		MHz		

NOTE:

1. All typical values are at V\_{CC} = 2.5V and T\_{amb} = 25°C.

## AC CHARACTERISTICS FOR $V_{CC}$ = 3.0V TO 3.6V RANGE AND $V_{CC}$ = 2.7V GND = 0V; $t_r = t_f = 2.5ns$ ; $C_L = 50pF$

					LIMITS				
SYMBOL	PARAMETER	WAVEFORM	Vcc	; = 3.3V ± 0	).3V	\	/ <sub>CC</sub> = 2.7\	/	UNIT
			MIN	TYP <sup>1</sup> , <sup>2</sup>	MAX	MIN	TYP <sup>1</sup>	MAX	1
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nAx to nBx, nBx to nAx	1	1.0	2.6	3.9	1.0	2.8	4.5	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nCP <sub>AB</sub> to nBx, nCP <sub>BA</sub> to nAx	3	1.4	2.9	4.5	1.4	3.1	5.2	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nSAB to nBx, nSBA to nAx	2	1.3	3.1	5.3	1.3	3.5	6.4	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-State output enable time nOE to nAx, nBx	4	1.0	2.3	5.1	1.0	3.2	6.2	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-State output disable time nOE to nAx, nBx	4	1.0	2.9	4.7	1.0	3.1	5.0	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-State output enable time nDIR to nAx, nBx	5	1.4	3.0	5.1	1.4	3.4	6.2	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-State output disable time nDIR to nAx, nBx	5	1.4	2.5	5.3	1.4	3.3	6.0	ns
t <sub>W</sub>	Pulse width HIGH or LOW nCP <sub>AB</sub> , nCP <sub>BA</sub>	3	3.3	0.7		3.3	1.0		ns
t <sub>SU</sub>	Set up time nAx to nCP <sub>AB</sub> , nBx to nCP <sub>BA</sub>	3	1.4	0.3		1.7	0.2		ns
t <sub>h</sub>	Hold time nAx to nCP <sub>AB</sub> , nBx to nCP <sub>BA</sub>	3	0.7	0.2		0.4	0.1		ns
F <sub>max</sub>	Maximum clock pulse frequency	3	150	320		150	320		MHz

NOTES:

1. All typical values are at  $T_{amb} = 25^{\circ}C$ .

2.  $V_{CC} = 3.3V$ 

### 74ALVCH16646


#### AC WAVEFORMS

#### V<sub>CC</sub> = 2.3 TO 2.7 V RANGE


- 1.  $V_{M} = 0.5 V$
- 2.  $V_X = V_{OL} + 0.15V$
- 3.  $V_{\rm Y} = V_{\rm OH} 0.15 V$
- 4.  $V_I = V_{CC}$
- 5.  $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.

 $V_{CC}$  = 3.0 TO 3.6 V RANGE AND  $V_{CC}$  = 2.7 V


- V<sub>M</sub> = 1.5 V 1.
- 2.  $V_X = V_{OL} + 0.3V$
- 3.  $V_{\rm Y} = V_{\rm OH} 0.3V$ 4.  $V_{\rm I} = 2.7 V$
- VoL and VoH are the typical output voltage drop that occur with 5. the output load.




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Propagation Delay, nSAB to nBx or nSBA to nAx, nAx to nBx or nBx to nAx




Waveform 3. Propagation Delay, nSBA to nAx or nSAB to nBx



Waveform 4. Data Setup and Hold Times




Waveform 5. 3-State Output Enable Time to High Level and **Output Disable Time from High Level** 



Waveform 6. 3-State Output Enable Time to Low Level and **Output Disable Time from Low Level** 


#### **TEST CIRCUIT**




Load circuitry for switching times

### 74ALVCH16646





### 74ALVCH16646



### 74ALVCH16646

NOTES

### 74ALVCH16646

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

Document order number:

print code

Date of release: 08-98 9397-750-04688

Let's make things better.



PHILIPS